Lattice-mismatched semiconductor heterostructures by Liu, Dong et al.
1 
 
Lattice-mismatched semiconductor heterostructures 
Dong Liu1†, Sang June Cho1†, Jung-Hun Seo1†, Kwangeun Kim1, Munho Kim1, Jian Shi2, Xin 
Yin2, Wonsik Choi3, Chen Zhang3, Jisoo Kim1, Mohadeseh A. Baboli4, Jeongpil Park1, Jihye 
Bong1, In-Kyu Lee1, Jiarui Gong1, Solomon Mikael1, Jae Ha Ryu1, Parsian K. Mohseni4, Xiuling 
Li3, Shaoqin Gong5, Xudong Wang2, and Zhenqiang Ma1* 
 
1Department of Electrical and Computer Engineering, University of Wisconsin –Madison, 
Madison, WI 53706, USA 
2Department of Materials Science and Engineering, University of Wisconsin –Madison, 
Madison, WI, USA 
3Department of Electrical and Computer Engineering, University of Illinois – Urbana 
Champaign, Champaign, IL 61820, USA 
4Microsystems Engineering and NanoPower Research Laboratories, Rochester Institute of 
Technology, Rochester, NY 14623, USA 
5Department of Biomedical Engineering, University of Wisconsin –Madison, Madison, WI, USA 
 
†These authors contributed equally.  
 
*Correspondence should be addressed to: mazq@engr.wisc.edu 
 
 
Semiconductor heterostructure is a critical building block for modern semiconductor 
devices. However, forming semiconductor heterostructures of lattice-mismatch has been a 
great challenge for several decades. Epitaxial growth is infeasible to form abrupt 
heterostructures with large lattice-mismatch while mechanical-thermal bonding results in a 
high density of interface defects and therefore severely limits device applications. Here we 
show an ultra-thin oxide-interfaced approach (named as “grafting”) for the successful 
formation of lattice-mismatched semiconductor heterostructures. Following the depiction of 
a theory on the role of interface oxide in forming the heterostructures, we describe 
experimental demonstrations of Ge/Si (diamond lattices), Si/GaAs (zinc blende lattice), 
GaAs/GaN (hexagon lattice), and Si/GaN heterostructures. Extraordinary electrical 
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performances in terms of ideality factor, current on/off ratio, and reverse breakdown voltage 
are measured from p-n diodes fabricated from the four types of heterostructures, 
significantly outperforming diodes derived from other methods. Our demonstrations 
indicate the versatility of the ultra-thin-oxide-interface approach in forming lattice-
mismatched heterostructures, open up a much larger possibility for material combinations 
for heterostructures, and pave the way toward broader applications in electronic and 
optoelectronic realms.   
One of the most important inventions in the last century that has deeply impacted human 
society [1] is the semiconductor heterostructure [2-6]. To form a heterostructure, lattice match (or 
a very small mismatch) between two adjacent semiconductor materials that allows epitaxial growth 
of one on top of the other is an essential requirement [7]. Restricted by the stringent requirement, 
only a few systems of heterostructures can be formed via epi-growth techniques. Despite the great 
success of lattice-matched heterostructures, forming lattice-mismatched heterostructures has been 
sought after for over six decades, yet without a solution found.  
Among the many attempts to form lattice-mismatched heterostructures, the most notable 
approaches are heteroepitaxy [8-12] and mechanical-thermal direct bonding (or fusion) of two 
materials [13-17]. When two single crystalline materials are directly grown or fused together, a 
large number of defects at the interface are inevitably generated due to lattice mismatch. The high 
interface traps induced by these defects act as recombination and generation centers which severely 
degrade charge carrier transport at the interface. The poor interface quality, which is much worse 
than that of lattice-matched heterostructures grown epitaxially, renders these two approaches 
impractical for most device applications, despite demonstrations of some useful devices using the 
latter approach [13, 17] where only the interface electrical conductivity is of concern.  
Considering that two crystalline semiconductors cannot be directly combined to form an 
interface of low density of states, the two materials ought to be physically separated. In order to 
allow charge carriers to transport across the interface with minimal loss, which necessitates a 
sufficiently low density of recombination/generation centers at the interface, a third material 
(denoted as the “interface layer”) that satisfies the following requirements needs to be inserted in 
between. First, it must have the ability to effectively passivate the surfaces of both semiconductor 
materials. Second, it must allow both electrons and holes to cross with minimal loss. Third, it can 
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prevent interdiffusion of the two connected neighboring materials during thermal processing and 
junction operation. Fourth, it can provide sufficient adhesion force for the two materials. And 
lastly, it can act as a thermal expansion buffer when the materials are subject to elevated 
temperatures, e.g., for processing. 
To satisfy the above requirements, metallic materials are out of the question because they are 
gapless materials and holes cannot pass a metal layer. The only candidate left for consideration as 
the potential interface material is insulators, such as oxides, nitrides, etc. It is known that many 
types of oxides can effectively passivate various semiconductor surfaces [18-25]. Since oxides and 
nitrides have a bandgap, electrons and holes can indeed exist in these materials. They are 
considered insulators because of their ultra-wide bandgap and few intrinsic charge carriers exist 
inside them at room temperature. However, when oxides and nitrides are made ultra-thin, charge 
carriers can pass through via quantum tunneling, which has been known for decades [26-28]. 
While it is well-known that oxides and nitrides can function as passivation materials and their 
ultrathin form can also function as a tunneling layer, whether their ultrathin form can function as 
both a passivation and a tunneling layer in between two lattice-mismatched single crystalline 
semiconductors such that equivalent-to-epitaxial-junction heterojunctions can be realized is 
unknown and no relevant studies have been found in existing literature.  
In this paper, we report using ultrathin oxide (Al2O3) as the interface material to overcome 
the lattice-mismatch challenges in forming semiconductor heterostructures. We first present an 
interface theory model to formulate an analytical relation between the ideality factor (n) of a 
heterostructure p-n junction diode and interface density of states of the heterostructure. Then, we 
use the Ge/Si (diamond lattice/diamond lattice) heterostructure as an example to detail the 
fabrication process and interface information, and to analyze the characteristics of Ge/Si p+/n- 
diodes. We further describe Si/GaAs (zinc blende lattice), GaAs/GaN (hexagon lattice), and 
Si/GaN heterostructures, with a lattice mismatch of 4.2%, 4.9%, 77.1%, and 70.2%, respectively, 
that were formed employing the same method to demonstrate the versatility of the approach. 
Theory Model 
Figure 1 illustrates how the surface states and interface layer jointly influence the energy 
band alignment and charge carrier transport within a generic heterostructure p-n junction. With an 
interface layer inserted in between two semiconductors, two interfaces between the interface layer 
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material and the two semiconductors are created at the junction. The surface charge densities at 
the two interfaces depend on how well each of the two surfaces of semiconductors is passivated. 
The charges on the two sides of the interface layer induces a voltage drop across it. For the p-n 
junction shown in Figure 1a, its net charge distribution is sketched in Figure 1b. To facilitate the 
analysis, a few reasonable assumptions are made (see SI) along with the depletion approximation. 
Accordingly, the electric field intensity E(x) and the corresponding potential φ(x) are schematically 
illustrated in Figure 1c and Figure 1d, respectively. Due to the existence of an electric field within 
the interface layer, the potential change for aligning the two Fermi levels, EF1 and EF2, (Figure 1e) 
in the p-n junction is 
         (1) 
where ψp, ψn, and Vi are the built-in voltages on the p side and n side, and voltage drop on the 
interface layer, respectively.  
Without violating any general principles, in the following analysis, we use a one-sided p+/n- 
Ge/Si junction (Na >>Nd) (Fig. 1e) as our example to demonstrate the influence of the interface 
layer on band alignment. The energy band discontinuities at conduction and valence band, defined 
by the electron affinity difference, are ∆Ec0  and ∆Ev0, respectively. After the two materials join 
with the interface layer (Al2O3) in between, the Fermi level is flat to maintain an equilibrium state 
as shown in Figure 1f. Due to the voltage drop on the interface layer (Fig. 1d), the band 
discontinuities at conduction and valence bands become: 
;      (2) 
If the interface layer effectively suppresses the surface states by passivation, the direct 
tunneling process [29, 30], rather than traps-assisted tunneling [31], ought to be the primary charge 
carrier transport mechanism through the interface layer. Considering the relatively large abrupt 
energy band discontinuity in our heterostructure, the thermionic emission model is the suitable 
mechanism for current flow across the heterostructure interface [32, 33].  
When a forward bias V is applied to the p-n junction, the built-in potentials ψp and ψn are 
reduced by ∆ψn and ∆ψp, due to the changes of Qscn (i.e., ∆Qscn) and Qscp (i.e., ∆Qscp) (Fig. 1b), 
respectively, to facilitate the charge carrier transport as shown in Figure 1g. ∆ψn and ∆ψp also 
∆𝐸𝐸𝐹𝐹 = 𝜓𝜓𝑝𝑝 + 𝑉𝑉𝑖𝑖 + 𝜓𝜓𝑛𝑛 
               
𝛥𝛥𝐸𝐸𝑐𝑐 = 𝛥𝛥𝐸𝐸𝑐𝑐0 + 𝑞𝑞𝑉𝑉𝑖𝑖 𝛥𝛥𝐸𝐸𝑣𝑣 = 𝛥𝛥𝐸𝐸𝑣𝑣0 − 𝑞𝑞𝑉𝑉𝑖𝑖 
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subsequently alter the occupation probabilities of the surface states for the semiconductors on both 
sides, inducing changes of Qssn (i.e., ∆Qssn ) and Qssp (i.e., ∆Qssp) (Fig. 1b). Together, a change in 
Vi, ∆Vi, is induced, leading to V = ∆ψn + ∆ψp + ∆Vi. Since it is the ∆ψn and ∆ψp that control 
current transport rather than 𝑉𝑉   based on the thermionic emission model [34], n is derived as  
      (3) 
For a p+/n- junction, ∆ψp is negligible compared to ∆ψn. Combining ∆𝑉𝑉𝑖𝑖= 𝑊𝑊𝑖𝑖 ∆ 𝑄𝑄𝑠𝑠𝑠𝑠𝑠𝑠+∆𝑄𝑄𝑠𝑠𝑠𝑠𝑠𝑠𝜀𝜀𝑖𝑖  
with the depletion approximation ∆Qscn/∆ψn = εn/Wn, and ∆Qssn = q∆ψnDssn, by assuming a 
uniform distribution of surface states across the energy gap, it is found (see SI for the detail) that 
       (4) 
where Wi and εi are the thickness and permittivity (εi = ε0εri, εri is relative permittivity of the 
interface layer material and ε0 is vacuum permittivity) of the interface layer, respectively. 𝜀𝜀𝑛𝑛 is the 
permittivity (ε0εrn) of the n-type semiconductor. 𝑊𝑊𝑛𝑛 is the depletion width (Fig. 1a) and Dssn (i.e., 
Dit, which is commonly found in other publications) is the n-side surface density of states. Figure 
1h provides a calculated graphic representation of equation (4). 
Since Wn >> Wi, equation (4) can be simplified to 𝑛𝑛 = 1 + 1.81×10−13
𝜀𝜀𝑟𝑟𝑖𝑖
𝑊𝑊𝑖𝑖(𝑛𝑛𝑛𝑛)𝐷𝐷𝑠𝑠𝑠𝑠𝑛𝑛 (𝜀𝜀𝑟𝑟𝑖𝑖 of 
Al2O3: ~6.74 (Figure S1). If the 𝐷𝐷𝑠𝑠𝑠𝑠𝑛𝑛 value can be reduced to 1.0×1012 /eV∙cm2, n can reach the 
range of 1.01-1.05 for reasonable tunneling thicknesses of Wi (<1 nm). It has been reported that a 
𝐷𝐷𝑠𝑠𝑠𝑠𝑛𝑛 of as low as ~1011 /eV∙cm2 can be reached for Si [35, 36] surfaces, indicating the opportunity 
of realizing epitaxially grown-like heterostructure p-n junctions with the ultrathin Al2O3 as an 
interface layer. It is worth noting that equation (4) also indicates the critical importance of 
suppressing the surface density of states of the light-doped semiconductor side than the more 
heavily doped side. Furthermore, for a heterostructure diode with n close to unity, the current 
density levels under reverse bias should be only determined by the properties of the two-sided bulk 
semiconductors, independent of the heterostructure interface. As a result, such heterostructure 
diodes are expected to exhibit optimal rectification ratios and behave like epitaxially grown lattice-
matched diodes. 
𝑛𝑛 = 𝑉𝑉
𝛥𝛥𝜓𝜓𝑛𝑛  + 𝛥𝛥𝜓𝜓𝑝𝑝  = 1 + 𝛥𝛥𝑉𝑉𝑖𝑖  𝛥𝛥𝜓𝜓𝑛𝑛  + 𝛥𝛥𝜓𝜓𝑝𝑝   
𝑛𝑛 = 1 + 𝑊𝑊𝑖𝑖
𝜀𝜀𝑖𝑖
�
𝜀𝜀𝑛𝑛
𝑊𝑊𝑛𝑛
+ 𝑞𝑞𝐷𝐷𝑠𝑠𝑠𝑠𝑛𝑛� 
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Ge/Si heterostructure 
Although other types of oxides may also be suitable, we adopted Al2O3 as the interface layer 
for heterostructure demonstrations because of its excellent passivation capability [20, 35, 36] and 
outstanding conformal coverage even under very thin thickness using atomic layer deposition 
(ALD). Figure 2a illustrates the schematic of a p+/n- Ge/Si heterostructure with an ultrathin Al2O3 
as its interface. The detailed heterostructure and diode fabrication process flow can be found in 
Figure S3. It is noted that the single-crystalline Ge layer in the final heterostructure has no residual 
strain (Figure S5), despite the large thermal mismatch of Ge and Si. The absence of strain indicates 
that the interface Al2O3 served as a thermal buffer layer during the thermal bonding process. Fig. 
2b shows a scanning electron microscope image of a finished diode with a Ge layer mesa diameter 
of 10 μm.  
Figure 2c shows a high-resolution transmission electron microscopy (HRTEM) image of the 
Ge/Si heterostructure interface. The insets are the diffraction patterns of individual bulk material 
with zone indexing. After forming the heterostructures, the single crystallinity of both Ge and Si 
were maintained (also see Figure S5).  The Al2O3 in this specifically examined heterostructure was 
deposited for 5 cycles. The Al2O3 layer is clearly shown in the HRTEM image as the light-colored 
region. The widening and slight variation in the width of the light-colored region could be due to 
the uneven surfaces of Ge and Si, and also possibly due to the slight reflow and/or diffusion of 
Al2O3 during thermal anneal. Irrespective of the width variation of the light-colored region, 
intermixing of Si and Ge did not occur, indicating that the Al2O3 layer is a diffusion barrier at the 
anneal temperature. It is worth noting that the Al2O3 layer shows discernable periodic patterns, 
which indicate strongly bonded interfaces and the possibility of partial recrystallization. According 
to the crystal orientations revealed by the HRTEM image, Figure 2d illustrates the atomic-scale 
schematic of the interface region, in which we attribute the passivation effect of Al2O3 to the 
formation of Si-O and Ge-O bonds, even though the Al2O3 layer is generally in its amorphous 
form.  
The effects of the interface Al2O3 thickness on heterostructure diode characteristics are 
examined. For comparison purposes, direct bonding without using an interface layer denoted as 0 
cycle was also fabricated as reference devices. Figures 3a-3e show the current density (J) – voltage 
(V) characteristics of Ge/Si diodes with varying Al2O3 deposition cycles, 0, 3, 5, 7 and 10 cycles. 
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For each Al2O3 thickness, multiple devices were measured across the sample area in order to obtain 
a statistical presentation of the device performance. In comparison with the case of no interface 
Al2O3 (Fig. 3a), the Ge/Si diodes with 3 (Fig. 3b) and 5 ALD cycles (Fig. 3c) show substantially 
reduced dark current densities, uniform diode behavior, and exponential forward current 
characteristics that is well-distinguished from the series resistance-limited region. In contrast, 
without using Al2O3, the Ge/Si diodes (Fig. 3a) show scattered J-V behavior. Although some 
diodes in this group also showed low reverse-bias current density, the forward current densities of 
these diodes are substantially reduced in comparison to the 3- and 5-cycle cases, which in general 
indicate poor passivation of the interface region. As the Al2O3 deposition is further increased to 7 
and 10 cycles, the J-V plots shows deteriorated uniformity, increased ideality factors, and an early 
onset of resistance-limited region, which are attributed to decreased and/or possibly non-uniform 
charge carrier tunneling probability across the interface. The best ION/IOFF ratio at ±1V for the 3-
cycle ALD diode is as high as 1.5×108, which is to date the highest value among state-of-the-art 
Ge/Si p-n heterojunctions (see Extended Data Table I), including heteroepitaxial growth [37-39] 
and direct bonding [40-43]. The rapid ramping up of the forward-bias current and the high current 
density (Figs. 3b and 3c) indicate that there is no significant electric resistance induced by the 
atomic scale Al2O3 interface layer and the near-unity ideality factor and ultra-low reverse bias 
current densities of the diodes clearly indicate the sufficient surface passivation of both Si and Ge 
surfaces. 
Figure 3f plots the measured average diode ideality factors of all the diodes, along with their 
values of deviations (see SI for the deviation calculations) and the corresponding interface states 
densities, calculated using equation (4), for each group of devices that have the same number of 
Al2O3 ALD cycles. The average ideality factors for the five cases in Fig. 3a-e are 1.42, 1.02, 1.04, 
1.07, and 1.07, respectively. Fig. 3f also reveals that the interface trap densities for all other cases 
(3-10 cycles) are considerably reduced compared with the case of no interface Al2O3 (direct 
bonding). The interface states density of the 5-cycle case is estimated to be 7.4×1011 /eV∙cm2, 
which is comparable with Si metal-oxide-semiconductor (MOS) capacitors that use thicker (>10 
nm) Al2O3 as the dielectric [35, 44]. Given the above comparisons, 3~5 cycles Al2O3 deposition 
can be adopted as the optimal value for realizing Ge/Si heterostructures. 
The C-V characteristics of the 5 ALD cycle Ge/Si diodes were measured at room temperature 
at frequencies of 10 kHz, 100 kHz and 1 MHz and the results are plotted in Figure 3g. The 
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independence of junction capacitance from frequency indicates sufficiently suppressed density of 
states at the Ge/Si interface. In contrast, the C-V characteristics of the Ge/Si diodes without using 
Al2O3 (Figure S7) show a strong dependence on frequency. From Fig. 3g, a flat-band voltage of 
0.55 V is extrapolated. In comparison to the theoretical built-in potential (0.46 eV) of a Ge/Si diode 
based on the electron affinity rule (Figure S8), the deviation of -0.09 eV, which is qVi in equation 
(2). Taking into account the one-sided p+/n- junction, the majority of band bending potential 
occurred on the n-type Si side. As a result, the -0.09 eV is manifested in the potential drop across 
the interface layer with the band up-bending towards the n-Si, as shown in the constructed band 
diagram (Figure 3h). 
Figure 3i depicts the temperature-dependent J-V characteristics of the 5- cycle ALD Ge/Si 
diode under reverse bias. The Ge/Si diode behaves like epitaxially grown diodes with suppressed 
current density that slightly increases with the applied reverse bias voltage until an abrupt 
breakdown that occurs at -26.5 V at room temperature. For the p+/n- junction, the majority of the 
reverse-bias voltage drop goes to the lightly doped n- Si layer. The breakdown behavior is in 
distinct contrast to the heterogeneous diodes formed with direct material bonding methods [45], 
for which high reverse-bias current densities and soft breakdown behaviors are manifested. 
Furthermore, the breakdown voltages increase from 26.5 V to 27 V and 29 V as the measurement 
temperature is elevated from 25℃ to 50℃ and 75℃, respectively. Together, the sharp breakdown 
behavior, reverse bias voltage sustaining until the bulk Si reaches breakdown, as well as the 
positive temperature dependence of the breakdown voltage confirm that the breakdown originates 
from avalanche multiplication within the bulk semiconductors. Due to the effective passivation of 
the Ge and Si surfaces, it is the generation centers in the Ge and Si bulk regions [46] that are 
responsible for the reverse-bias current, which is of no difference with lattice-matched diodes 
formed with epitaxial growth.  
Si/GaAs, GaAs/GaN and Si/GaN heterostructures 
To demonstrate the versatility and more-general applicability of the above-described 
heterostructure formation method, additional heterostructures, Si/GaAs, GaAs/GaN and Si/GaN, 
consisting of large lattice-mismatched semiconductor material combinations were formed. For 
Si/GaAs and Si/GaN, atom inter-diffusion can result in cross doping and contaminations when 
they make direct contact (without using Al2O3). The melting temperatures of the three materials 
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are also drastically different besides the large differences in their thermal expansion coefficients 
(see SI). These factors render excessive challenges in realizing intimate chemical bonding of the 
two crystalline materials using direct bonding. However, using Al2O3 of a few monolayers thick 
as the interface layer seems to solve the bonding challenges as presented in the following. The 
detailed fabrication processes of the three types of heterostructures and related diodes are 
illustrated in Figures S9-11. For all three cases, 5 cycles of Al2O3 were deposited using ALD. 
Figures 4a, 4e, and 4i show the HRTEM images of the interface regions of the 
heterostructures formed between Si/GaAs, GaAs/GaN, and Si/GaN, respectively; and the layer 
schematics of the three heterostructure diodes are shown as insets of Figures 4b, 4f, and 4j, 
respectively. The GaN epilayer has a c-plane surface with a hexagonal lattice that is grown on a 
SiC substrate. The dislocation density of the GaN layer is estimated to be in the order of 109/cm2 
[47]. The insets of Figs 4a, 4e, and 4i are the diffraction patterns of the individual bulk materials 
with zone indexing. No crystal defects or cracks were observed in the images, indicating the 
effective function of the interface Al2O3 as a thermal buffer layer during thermal anneal and 
cooling. Despite the broadening of the light-colored interface region, inter-diffusion of the two 
semiconductors in each of the three combinations was not observed. Therefore, the thin Al2O3 also 
served as a diffusion barrier layer during the thermal process of heterostructure formation. 
Figures 5b, 5f, and 5j show the J-V characteristics of the p+/n- Si/GaAs, p+/n- GaAs/GaN, 
and p+/n- Si/GaN diodes, respectively. All three types of diodes show practically ideal diode 
behaviors, i.e., exponential forward current characteristics versus bias voltage and low current 
under reverse bias. The ideality factors of the Si/GaAs, GaAs/GaN, and Si/GaN diodes are 1.07, 
1.13, and 1.14, respectively. The estimated interface trap densities (Dss) of the three diodes are 
1.1×1012 /eV∙cm2, 3.2×1012 /eV∙cm2, and 3.5×1012 /eV∙cm2, respectively, which are comparable to 
the values reported from the relevant MOS capacitors and/or surface passivation testing structures 
[24, 48, 49].  In addition, the three types of diodes all exhibit sharp breakdown characteristics, 
which are unachievable by other methods, with breakdown voltages of -17.7 V, -30.6V and -28.3V 
for Si/GaAs, GaAs/GaN, and Si/GaN diodes, respectively (see Extended Data Figure 1). The 
ideality factor and ION/IOFF ratio of the three types of diodes are listed in Extended Data Table 1, 
along with detailed comparisons with the best-performing diodes fabricated using the same 
material combinations but employing alternative methods. The comparisons illustrate the spectacle 
of the diodes of this work with the performance metrics of all aspects considerably surpassing the 
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best reported diodes fabricated with wafer bonding [50, 51], wafer fusion [52], surface activated 
bonding [53], and epitaxy growth [54, 55] techniques. Accordingly, the interface Al2O3 is proven 
to have sufficiently suppressed the interface density of states of these heterostructures while 
providing adequate charge carriers passage, remarkable thermal buffering, and robust adhesion to 
the bonded materials. The successful demonstrations of these optimal-performance diodes 
consisting of radically different material combinations have provided strong evidence concerning 
the wide-ranging applicability of using ultrathin oxide as the interface layer to form lattice-
mismatched bulk semiconductor heterostructures. Considering the dramatic differences in the 
semiconductors used to form the heterostructures and the very different fabrication techniques 
from epitaxial growth, we name the approach  semiconductor grafting. 
The C-V characteristics of the p+/n- Si/GaAs, p+/n- GaAs/GaN, and p+/n- Si/GaN diodes 
are characterized and the results are plotted in Figures 5c, Fig. 5g, and Fig. 5k, respectively. The 
multi-frequency C-V sweeping results are shown in the Extended Data Figure 2, which all reveal 
nearly dispersion-free characteristics. The flat-band voltages of the three heterostructures are 
extracted to be 1.21 V, 1.50 V, and 1.29 V, respectively. The band diagrams of the three 
heterostructures were constructed based on the measured flat-band voltages, as shown in Figures 
5d, 5h, and 5l, respectively. The C-V, reverse bias current, and breakdown characteristics of the 
three additional types of diodes beyond the Ge/Si diode have further proven the legitimacy of the 
ultra-thin oxide interface approach for creating lattice-mismatch heterostructures. 
Conclusions 
In summary, we demonstrated the highly-desired lattice-mismatched heterostructures by 
employing ultrathin oxide as an interface layer. It is anticipated that, based on the technical 
approach, a much larger capacity for material combinations than the lattice-matched ones can be 
further explored for prospective fabrication of a myriad of newfangled devices and systems. In the 
near future, solving fundamental materials challenges (e.g. doping) in wide bandgap 
semiconductors using this approach may be worth exploring.  
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Figure Captions: 
 
Figure 1 | Illustration of physical principles of an ultrathin oxide-interfaced heterostructure 
p-n junction. a, A heterostructure p-n junction with depletion regions is formed under the 
equilibrium state. In between the p- and n-type semiconductors, an ultrathin dielectric/interface 
layer is present. Wp and Wn are the depiction region widths of the p- and n-type semiconductors, 
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respectively. b, Charge distribution (ρ(x)) of the p-n junction. The charges consist of ionized 
donors, Qscn, (Qscn = qNdWn) and acceptors, Qscp, (Qscp = qNaWp) in the respective depletion regions, 
and the surface charges located on the respective sides of the junction, Qssn and Qssp. It is arbitrarily 
assumed that a net positive surface charge (Qssp) is on the p type semiconductor surface and a 
negative surface sheet charge (Qssn) is on the n type surface. c, Electric field (E(x)) distribution of 
the p-n junction. d, Electrical potential (φ(x)) of the p-n junction. Vi (can be negative) is the voltage 
drop across the interface layer. Note: the black dashed narrow box in b, c and d only illustrates the 
position of the interface layer. The generic illustrations are used in b, c and d. The following 
illustrations using p+/n- Ge/Si as the example. e, The band alignment of a type-II heterojunction 
of two semiconductors before contacting each other. Note: the bandgap of the interface layer is 
not scaled with respect to that of the semiconductors. f, Band diagram under the equilibrium state 
with the two semiconductors in contact via the interfacial layer in between. qψp, qψn and qVi are 
the built-in electrical potentials carried by the two semiconductors and the interface layer, 
respectively. g, Band diagram of the p-n junction with a forward bias voltage V applied. Under the 
applied voltage V, the electrical potentials carried by the two semiconductors and by the interface 
layer are qψ′p (= qψp - ∆qψp), qψ′n (= qψn - ∆qψn), and qV′i (= qVi - ∆qVi), respectively. The 
potential changes from their equilibrium state comprise the applied voltage V (= ∆ψp + ∆ψn + ∆Vi).  
h, A calculated graphic representation of normalized diode current density (J/Js, Js is saturation 
current) in its logarithmic scale, as a function of normalized voltage (qV/kT) with varied interface 
states density (Dss). As Dss decreases, the diode current trend gets closer to an ideal diode (the pink 
line, n = 1), exhibited by the decreasing ideality factor, until the resistance-limited current region 
is reached (a series resistance of 10-14/Js Ω⋅cm2 was artificially added). It is noted that the 
Shockley-Read-Hall (SRH) process-induced recombination current (i.e., n = 2) is not considered 
in the calculation. 
 
Figure 2 | Ge/Si heterostructure with ultrathin Al2O3 as the interface layer. a, Schematic of a 
p+/n- Ge/Si heterostructure formed with ultrathin Al2O3 as its interface along with thickness and 
doping concentration values labeled for each layer. A 250 nm thick single crystalline Ge membrane 
was chemically bonded to Al2O3-covered single crystal Si surface. The detailed fabrication process 
is shown in Fig. S3. b, A false-colored SEM image of a finished diode fabricated from the Ge/Si 
heterostructure. The diameter of the Ge mesa is 10 μm. The left inset shows an optical image of 
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the diode after finishing anode and cathode metals but before the interconnect metal was formed. 
The anode metal was formed directly on the p+ Ge layer. The cathode metal was formed on the 
heavily doped n+ Si layer after mesa etching. c, An HRTEM image of the interface region of the 
Ge/Si heterostructure. The interface Al2O3 in this specifically examined heterostructure via 
HRTEM was deposited for 5 cycles. The single crystallinity of both Ge and Si were maintained. 
The insets are the diffraction patterns of the individual bulk materials with their zone indexing. 
The Al2O3 layer is clearly shown in the HRTEM image by the light-colored region. It is worth 
noticing that the Al2O3 layer shows discernable periodic patterns, which indicates strongly bonded 
interfaces and high-quality surface passivation. d, Atomic-scale illustration of the Ge/Al2O3/Si 
interface region to emulate the information shown in c. The passivation effect is mainly attributed 
to the formation of strong Si-O and Ge-O bonding, despite of the large lattice mismatch along the 
interfaces. Note that the Al2O3 atomic arrangement is not aligned with either the Si or the Ge 
lattices. 
 
 
Figure 3 | Electrical characteristics of Ge/Si heterostructure diodes. Measured current density-
voltage (V) results of p+/n- Ge/Si heterojunction diode a, without Al2O3 layer, b, with 3 cycles, c, 
5 cycles, d, 7 cycles, and e, 10 cycles of Al2O3 layer. The multiple curves shown in a-e were 
obtained from multiple diodes selected in the representative areas of each sample. f, The calculated 
ideality factor values (n) and corresponding interface states density values (Dss) for each tested 
Al2O3 thickness along with the means and standard deviations. g, C-V measurements of the diode 
with 5 cycles ALD Al2O3 under frequencies of 10 kHz, 100 kHz, and 1 MHz. The extracted built-
in potential is 0.55 V. h, Constructed band diagram under equilibrium based on the extracted built-
in potential showing a voltage drop of -0.09 V across the interface layer, ∆ψp + ∆ψn – 0.09 V = 
0.46 V (see Fig. S8).  i, Measured temperature-dependent reverse bias and breakdown 
characteristics. The breakdown voltage increased from -26.5 V, to -27 V and -29 V as the 
temperature was elevated from 25 oC, to 50 oC, and 75 oC, respectively. Abrupt breakdown 
characteristics along with a positive temperature dependence of the breakdown voltages are the 
indications of occurrence of avalanche breakdown. 
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Figure 4 | Si/GaAs, GaAs/GaN and Si/GaN heterostructures and their p-n diodes. Note: The 
interface Al2O3 in all the three heterostructures was deposited for 5 cycles. An HRTEM image of 
the interface region of the a, Si/GaAs, e, GaAs/GaN, and i, Si/GaN heterostructures. The Al2O3 
layer in each of the heterostructures is shown by the light-colored regions in the three HRTEM 
images. The insets in a, e, and i, are the diffraction patterns of the individual bulk materials that 
form the heterostructures with their zone indexing. Measured current density versus voltage 
characteristics of b, Si/GaAs f, GaAs/GaN, and j, Si/GaN p+/n- diodes. The ideality factors of the 
three diodes are 1.07, 1.13, and 1.14, respectively. The insets in b, f, and i, show the respective 
diode schematics with their layer thicknesses and layer doping concentrations labeled. C-V 
characteristics of c, Si/GaAs, g, GaAs/GaN, and k, Si/GaN p+/n- diodes measured at 1 MHz. The 
extracted built-in potential from the three C-V curves are 1.21 V, 1.50 V, and 1.29 V, respectively. 
Constructed band diagram of d, Si/GaAs h, GaAs/GaN, and l, Si/GaN p+/n- junctions under the 
equilibrium state, qψ ≈ qψn. The voltage drop values across the interface layer for the three diodes 
are -0.14 V, -0.13 V, and -0.23 V, respectively.  
 
 
Extend Data Figure 1 | Electrical characteristics of Si/GaAs, GaAs/GaN, and Si/GaN 
heterostructure diodes under reverse bias. Measured current density (Left Y- axis, linear scale. 
Right Y-axis, logarithmic scale) as a function of voltage under reverse bias at room temperature 
for a, p+/n- Si/GaAs, b, p+/n- GaAs/GaN, and c, p+/n- Si/GaN diodes. The breakdown voltages 
of the three diodes are -17.7 V, -30.6 V, and -28.3 V, respectively.  
 
Extend Data Figure 2 | C-V characteristics of Si/GaAs, GaAs/GaN, and Si/GaN 
heterostructure diodes under different frequencies. Measured C-V characteristics of a, 
Si/GaAs, b, GaAs/GaN, and c, Si/GaN p+/n- diodes at 10 kHz, 100 kHz, and 1 MHz. 
 
Extend Data Table 1 | Comparison of key diode performance parameters, ideality factor (n) 
and ION/IOFF ratio, between oxide-interfaced heterostructure diodes and diodes fabricated 
employing other methods.  
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METHODS 
Here we describe in detail the growth of epitaxial substrates, the preparation of single crystalline 
Ge, Si, and GaAs membranes, and fabrication of Ge/Si, Si/GaAs, GaAs/GaN, and Si/GaN 
heterostructures and their p+/n- diodes. We also describe the characterizations of the 
heteterostructure diodes. 
Growth of epitaxial substrates. The n-/n+ (500 nm/400 nm) Si epilayer (Fig. 2a) was purchased 
from Lawrence Semconductor Research Lab. The n-/n+ (500 nm/500 nm) GaAs epilayer (the inset 
of Fig. 4b) was grown using a metalorganic chemical vapor deposition (MOCVD) system. The n-
/n+ (130 nm/1.45 µm, the insets of Fig. 4f and 4j) GaN layer was purchased from Cree, Inc.    
Fabrication of Ge/Si heterostructure and p+/n- diodes. Germanium-on-insulator (GeOI) wafers 
of 4” in diameter were fabricated using previously described procedures (Ref. 56). The boron 
doping concentration (2×1018 cm-3) of the 250 nm thick p+ Ge layer inherited from source Ge 
wafers used for GeOI wafer fabrication. The Ge membrane release process started with patterning 
the top Ge layer with etching holes of 5×5 µm2 via a dry etching process using a reactive PT790 
RIE plasma etcher with gas flow rates of SF6: 67 sccm and O2: 5 sccm, pressure of 15 mTorr, and 
power of 100 W. The top Ge layer was then released by etching away the buried oxide layer (BOX: 
150 nm thick) in a diluted hydrogen fluoride (HF: H2O) solution (1:1) for 1.5 hours. The released 
Ge membrane sitting on the Si handling substrate was ready for transfer after drying.  
The n-/n+ Si epilayer (Fig. 2a) substrate was cleaned following standard cleaning procedures. 
Native oxide on the wafer surface was removed using diluted (1:10) HF solution followed by a 
thorough deionized water rinse. The sample was dried in a nitrogen environment and loaded into 
a nitrogen-filled glove box integrated with an Ultratech/Cambridge Nanotech Savannah S100 
atomic layer deposition (ALD) system.  The ALD chamber was pre-heated to 200℃ and pumped 
down to vacuum (<0.1 mTorr) after the sample was loaded. During the ALD process, 
trimethylaluminum (TMA) and water vapor were pulsed separately into the ALD chamber for 
0.015 second each, and separated by 5 second nitrogen gas purging. The Al2O3 growth rate was 
~0.1 nm per cycle. After ALD deposition, the released p+ Ge membrane was transferred to the 
Al2O3-coated Si epilayer using a polydimethylsiloxane (PDMS) stamp (Ref. 57). It is noted that 
the PDMS-based transfer techniques are capable of high throughput for industrial-scale 
manufacturing (Ref. 58). Then a rapid thermal anneal (RTA) procedure at 250℃ for 5 min 
followed to form chemical bonding. Raman spectroscopy was performed on the sample. 
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The p+/n- diode fabrication using the heterostructure began with anode patterning on top of 
the p+ Ge layer using photolithography, electron-beam evaporation of Ni/Au (10/100 nm), and a 
lift-off process. Using the anode metal as a mask, the p+ Ge and n- Si layers were etched using the 
PT790 RIE plasma etcher with gas flow rates of SF6: 8 sccm and O2: 1 sccm, pressure of 6 mTorr, 
and power of 30 W until the n+ Si layer was exposed. Cathode metals of Ti/Au (10/100 nm) were 
formed on the n+ Si layer using the same method as the anode metal. Covering the diode area with 
photoresist, the n+ Si layer was etched away using RIE to reach the Si substrate for device isolation. 
A 500 nm SiO2 layer was deposited using plasma-enhanced chemical vapor deposition (PECVD) 
for device passivation, followed by via opening using photolithography and RIE (CF4: 45 sccm, 
O2: 5 sccm, pressure: 40 mTorr, and power: 100 W), interconnection metal deposition 
(Ti/Al/Ti/Au: 15/650/15/100 nm), and lift-off. 
Fabrication of Si/GaAs heterostructure and p+/n- diodes. Silicon-on-insulator (SOI) wafers 
with 205 nm thick p-type (boron, 11.5 ohm-cm) top Si layer were acquired from Soitec and first 
converted to p+ SOI. A screen oxide of 30 nm thick was thermally grown on SOI wafers with 25 
nm Si consumed. A boron ion implantation was performed by CuttingEdge Ions, LLC using a 7-
degree angle of incidence at a dose of 4 x1015 cm2 and energy of 15 keV, followed by thermal 
anneal at 950 oC for 40 min in nitrogen ambient for Si recrystallization and boron dopant re-
diffusion. Details of the procedures can be found elsewhere (Ref. 59). The resulting doping 
concentration across the 180 nm thick top Si layer is 5×1019 cm-3. Similar to the Ge membrane 
release, Si membrane was ready after forming etching holes, etching away the BOX layer in dilute 
HF (1:1) for 1 hour, and drying.  
The n-/n+ GaAs epi layer was cleaned following standard cleaning procedures for GaAs. 
Native oxide was removed by immersing the sample in NH4OH:H2O (1:5) and  diluted (1:10) HF 
solutions each for 1 minute. After the sample was loaded into an ALD chamber, TMA precursor 
flow for five cycles was used to remove native oxide, followed by five cycles of Al2O3 deposition. 
The released p+ Si membrane was transferred to the Al2O3-coated n-/n+ GaAs using the same 
method as that used for Ge membrane. An RTA procedure was carried out at 350℃ for 5 min in a 
nitrogen environment to finish the heterostructure fabrication. Using the similar method as Ge/Si 
diode fabrication, p+/n- Si/GaAs diodes were fabricated. The anode metals (Ti/Au: 20/200 nm) 
were formed on the p+ Si layer. After etching away the p+ Si layer using the PT790 RIE plasma 
etcher (SF6: 67 sccm, O2: 5 sccm, pressure: 15 mTorr, and power: 100 W) and the n- GaAs layer 
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using an inductive coupled plasma (ICP) etcher (PT770ICP, BCl3/Ar: 10/5 sccm, pressure: 20 
mTorr, plasma power: 56 W, and inductor power: 500 W) with the anode metal as a mask, the n+ 
GaAs layer was exposed. Cathode metals (Pd/Ge/Au: 30/40/200 nm) were formed on the n+ GaAs 
layer, followed by a thermal anneal at 400℃ for 30 seconds in an ambient forming gas (H2/N2: 
5%/95%) to form an ohmic contact. The diodes were passivated by coating a 8 nm thick Al2O3 
using ALD at 250 ℃. 
Fabrication of GaAs/GaN heterostructure and p+/n- diodes. The 100 nm epitaxial p+ GaAs 
layer (Fig. 4f) was grown on top of a sacrificial Al0.95Ga0.05As layer which was in turn grown on a 
GaAs substrate using MOCVD. After forming etching holes using photolithography and ICP 
etching, the p+ GaAs membrane was released by immersing the sample in a diluted HF (1:100) 
solution for 10 minutes to etch away the Al0.95Ga0.05As layer. The residue, AsH3 and either AlF3 
or Al(H2O)𝑛𝑛3+, [Ref. 60] formed on the back side of the released GaAs membrane was removed 
using tetramethylammonium hydroxide (TMAH)-based solution (Microchem MIF-321) after the 
membrane was picked up with a PDMS stamp. Crack-free GaAs membranes with clean surfaces 
were fabricated and ready for transfer. 
To fabricate p+/n- GaAs/GaN diodes, the n- GaN layer of the n-/n+ GaN epilayer substrate 
was selectively etched with photoresist as a mask to protect the remaining part of the n- GaN, using 
an ICP etcher (BCl3/Cl2/Ar: 10/16/3 sccm, pressure: 4 mTorr, plasma power: 100 W, and inductor 
power: 500 W) until the desired regions of the n+ GaN layer were exposed. After dry etching, the 
photoresist was stripped off.  Following standard cleaning procedures and a native oxide-removal 
procedure, the samples were loaded into the ALD chamber where Al2O3 was deposited for five 
cycles. Cathode metals (Ti/Al/Ti/Au: 20/100/45/250 nm) were then formed on the exposed n+ 
GaN layer, followed by thermal annealing at 600℃ for 30 seconds and 800℃ for 30 seconds in 
ambient forming gas (H2/N2: 5%/95%). The PDMS-picked GaAs membrane was then transferred 
to the top of the n- GaN regions (previously protected with photoresist), followed by thermal 
annealing at 400℃  for 5 minutes to form chemical bonding. Anode metals (Pt/Ti/Pt/Au: 
10/40/10/250 nm) were then deposited on the p+ GaAs layer. A thermal anneal at 375℃ for 40 
seconds was carried out in ambient forming gas (H2/N2: 5%/95%) to form ohmic contact.  
Fabrication of Si/GaN heterostructure and p+/n- diodes. The Si/GaN heterostructure p+/n- 
diode fabrication process is identical to that of the GaAs/GaN diodes. The Si membrane used here  
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was the same as the one used in Si/GaAs heterostructure fabrication. The thermal annealing 
procedure to form chemical bonding between p+ Si and n- GaN was carried out at 500℃ for 5 
minutes. The anode metals (Ni/Au: 10/200 nm) were deposited on Si. 
Electrical characterizations of the diodes. The I-V characteristics of the diodes were measured 
using a Keithley 4200-SCS semiconductor characterization system at room temperature (RT) and 
elevated temperatures by heating the sample stage. C-V characteristics of the p+/n- junctions were 
measured using Keysight Technologies E4980A precision LCR meters at RT.  
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Figure 3 
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Figure 4 
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Extended Data Figure 1 
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Extended Data Figure 2 
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Extended Data Table 1 
 
p-GaAs/n-GaN Wafer bonding 1.83 103 [51]
p-GaAs/n-GaN Wafer fusion 1.75 1 104 [52]
p-GaAs/n-GaN Al2O3-interfaced bonding 1.13 1.1 106 This work
p-Si/p-GaAs Wafer bonding 1.5 ~1 103 [50]
n-Si/p-GaAs Surface activated bonding - ~2.0 102 [53]
p-Si/n-GaAs Surface activated bonding - ~2 103 [53]
n-Si/p-GaAs Molecular beam epitaxy 1.5 ~1 106 [54]
p-Si/n-GaAs Al2O3-interfaced bonding 1.07 7.9 109 This work
p-Si/n-GaN Molecular beam epitaxy ~1.5 ~1 103 [55]
p-Si/n-GaN Al2O3-interfaced bonding 1.14 4.1 108 This work
Heterojunction Method Ideality Factor (n)
ION/IOFF ratio
(@ 1V) Reference
p-Ge/n-Si Selective heteroepitaxy ~105 [37]
p-Ge/n-Si Selective heteroepitaxy withmultiple hydrogen anneals - 2.43 10
3 [38]
p-Ge/n-Si Heteroepitaxy of Ge on Si 1.1 5 107 [39]
n-Ge/p-Si Heteroepitaxy of Ge on Si 1.16 106 [39]
p-Ge/n-Si Low temperature wafer bonding 2.28 8.5 102 [40]
p-Ge/n-Si Micro bonding a Ge beam on Si - ~7.5 103 [41]
p-Ge/n-Si Low temperature wafer bonding - 101 [42]
p-Ge/n-Si Ribbon bonding 2.15 2 102 [43]
p-Ge/n-Si Direct bonding (no Al2O3) 1.41 0.23 ~ This work 
p-Ge/n-Si Al2O3-interfaced bonding 1.02 1.5 108 This work
